

WHAT IS CLAIMED IS:

1. A superscalar processor for performing out of order processing on an instruction set having a plurality of instructions and a plurality of architectural registers associated therewith, the superscalar processor comprising:
  - at least one execution unit for executing a plurality of in-flight instructions of the instruction set;
  - a plurality of physical registers;
  - a fetch unit for fetching the instructions from the instruction set;
  - an instruction renaming unit (IRU) for renaming architectural registers to physical registers during the processing of the instruction set;
  - an instruction scheduling unit (ISU) for scheduling the in-flight instructions for execution, the ISU including a dependency matrix for storing dependency data of the in-flight instructions and an instruction wait buffer (IWB) for storing physical register address data necessary to execute the in-flight instructions when the dependency matrix indicates that the dependencies of the in-flight instructions have been removed; and
  - a content addressable memory (CAM) structure having a comparator section mapped to an array section, the CAM structure transmitting a first output signal for generating the dependency data stored in the dependency matrix and a second output signal for generating the physical register address data stored in the IWB.
2. The superscalar processor of Claim 1 wherein the CAM structure further comprises a plurality of CAM structures each having a first and second output signal, the first output signals being logically OR-ed together at an ORing unit to generate the dependency data.

3. The superscalar processor of Claim 2 wherein the instructions have a first predetermined maximum number of register source fields (RS fields) and at least a maximum number of one register destination fields (RD fields), and wherein the CAM structures further comprise the first predetermined maximum  
 5 number of CAM structures, each CAM structure being dedicated to a single RS field.

4. The superscalar processor of Claim 1 wherein the instructions have a first predetermined maximum number of register source fields (RS fields) having an architectural addresses for instruction input data and at least a maximum number of one register destination fields (RD fields) having architectural  
 5 addresses for instruction output data, and wherein the CAM structure further comprises:

the comparator section including a register dependency checker (RDC) for comparing an RS field of a fetched instruction to an RD field of an in-flight instruction; and

10 the first output signal including a hit detect signal indicative of the architectural address of the RD field which is generated when a match, i. e., hit, between the RS field and the RD field is detected by the RDC, the hit detect signal additionally being transmitted to the array section of the CAM structure .

5. The superscalar processor of Claim 4 wherein the CAM structure further comprises:

the array section including an in-flight physical register mapper (IPM);  
 and

5 the second output signal including an output signal of the IPM indicative of the physical register address of the RD field which is generated when the IPM receives the hit detect signal.

6. The superscalar processor of Claim 4 wherein the CAM structure further comprises a plurality of the first predetermined number of CAM structures, each CAM structure being dedicated to a single RS field.

7. The superscalar processor of Claim 6 wherein the hit detect signals of each CAM structure are logically OR-ed together at an ORing unit to generate the dependency data.

8. The superscalar processor of Claim 7 further comprising:  
the plurality of physical registers including a queue area for storing a second predetermined maximum number of in-flight instructions of the instruction set; and

5 the fetch unit fetching a bundle having a third predetermined fixed number of instructions from the instruction set.

9. The superscalar processor of Claim 8 further comprising an intra dependency checker having an output signal indicative of the dependencies between the instructions in the bundle, the output signal of the intra dependency checker being combined with the OR-ed output signals of the hit  
5 detect signals to generate the dependency data.

10. The superscalar processor of Claim 9 wherein the RDC further comprises:  
a plurality of the second predetermined number of entry structures, each entry structure including a plurality of the third predetermined number of comparators, each comparator dedicated to a single instruction in the bundle;  
5 wherein

each RD field of the in-flight instructions is compared by a single entry structure to all instructions in the bundle substantially simultaneously.

11. The superscalar processor of Claim 10 wherein the hit detect signal further comprises an array of the second predetermined number by the third predetermined number in size, which includes the output of hits detected for each of the entry structures compared to each of the instructions in the bundle.

12. A superscalar processor for performing out of order processing on an instruction set having a plurality of instructions and a plurality of architectural registers associated therewith, which have a first predetermined maximum  
 5 number of register source fields (RS fields) and at least a maximum number of one register destination field (RD field), the superscalar processor comprising:  
     at least one execution unit for executing a plurality of in-flight instructions of the instruction set;  
     a plurality of physical registers;  
 10     a fetch unit for fetching the instructions from the instruction set;  
     an instruction renaming unit (IRU) for renaming architectural registers to physical registers during the processing of the instruction set;  
     an instruction scheduling unit (ISU) for scheduling the in-flight instructions for execution, the ISU including a dependency matrix for storing  
 15 dependency data of the in-flight instructions and an instruction wait buffer (IWB) for storing physical register address data necessary to execute the in-flight instructions when the dependency matrix indicates that the dependencies of the in-flight instructions have been removed; and  
     a first predetermined number of content addressable memory (CAM)  
 20 structures having a comparator section mapped to an array section, each CAM structure being dedicated to a single RS field and transmitting a first and second output signal, the first output signals of each CAM structure being logically OR-ed together at an ORing unit for generating the dependency data stored in the dependency matrix and the second output signals for each CAM structure being  
 25 combined together for generating the physical register address data stored in the IWB.

13. The superscalar processor of Claim 12 wherein the RS fields have architectural addresses for instruction input data and the RD fields have architectural addresses for instruction output data, and wherein the CAM structures further comprise:

5 the comparator sections including a register dependency checker (RDC) for comparing an RS field of a fetched instruction to an RD field of an in-flight instruction;

the first output signals including a hit detect signal indicative of the architectural address of the RD field which is generated when a match, i. e., hit,  
10 between the RS field and the RD field is detected by the RDC, the hit detect signal additionally being transmitted to the array sections of the CAM structures;

the array sections including an in-flight physical register mapper (IPM);  
and

15 the second output signals including an output of the IPM indicative of the physical register address of the RD field which is generated when the IPM receives the hit detect signal.

14. The superscalar processor of Claim 13 further comprising:

the plurality of physical registers including a queue area for storing a second predetermined maximum number of in-flight instructions of the instruction set;

5 the fetch unit fetching a bundle having a third predetermined number of instructions from the instruction set; and

the RDC further including a plurality of the second predetermined number of entry structures, each entry structure including a plurality of the third predetermined number of comparators, each comparator dedicated to a  
10 single instruction in the bundle;  
wherein each RD field of the in-flight instructions is compared by a single entry structure to all instructions in the bundle substantially simultaneously to generate the hit detect signal.

15. A computer system comprising:

a bus;

an input/output subsystem for interfacing with input/output devices;

a memory subsystem having a memory for storing an instruction set

5 having a plurality of instructions and a plurality of architectural registers associated therewith; and

a superscalar processor for performing out of order processing on the instruction set and being in communication with the input/output subsystem and the memory subsystem through the bus, the superscalar processor

10 including,

at least one execution unit for executing a plurality of in-flight instructions of the instruction set,

a plurality of physical registers,

a fetch unit for fetching the instructions from the instruction set,

15 an instruction renaming unit (IRU) for renaming architectural registers to physical registers during the processing of the instruction set,

an instruction scheduling unit (ISU) for scheduling the in-flight instructions for execution, the ISU including a dependency matrix for storing dependency data of the in-flight instructions and an instruction wait buffer (IWB) for storing physical register address data necessary to execute the in-flight instructions when the dependency matrix indicates that the dependencies of the in-flight instructions have been removed, and

20 a content addressable memory (CAM) structure having a comparator section mapped to an array section, the CAM structure transmitting a first output signal for generating the dependency data stored in the dependency matrix and a second output signal for generating the physical register address data stored in the IWB.

16. The computer system of Claim 15 wherein the CAM structure further comprises a plurality of CAM structures each having a first and second output signal, the first output signals being logically OR-ed together at an ORing unit to generate the dependency data.

5

17. The computer system of Claim 16 wherein the instructions have a first predetermined maximum number of register source fields (RS fields) and at least a maximum number of one register destination fields (RD fields), and wherein the CAM structures further comprise the first predetermined maximum  
5 number of CAM structures, each CAM structure being dedicated to a single RS field.

18. The computer system of Claim 15 wherein the instructions have a first predetermined maximum number of register source fields (RS fields) having an architectural addresses for instruction input data and at least a maximum number of one register destination fields (RD fields) having architectural  
5 addresses for instruction output data, and wherein the CAM structure further comprises:

the comparator section including a register dependency checker (RDC) for comparing an RS field of a fetched instruction to an RD field of an in-flight instruction; and

10 the first output signal including a hit detect signal indicative of the architectural address of the RD field which is generated when a match, i. e., hit, between the RS field and the RD field is detected by the RDC, the hit detect signal additionally being transmitted to the array section of the CAM structure.

19. The computer system of Claim 18 wherein the CAM structure further comprises:

the array section including an in-flight physical register mapper (IPM);  
and

5 the second output signal including an output signal of the IPM indicative of the physical register address of the RD field which is generated when the IPM receives the hit detect signal.

20. The computer system of Claim 18 wherein the CAM structure further comprises a plurality of the first predetermined number of CAM structures, each CAM structure being dedicated to a single RS field.

21. The computer system of Claim 20 wherein the hit detect signals of each CAM structure are logically OR-ed together at an ORing unit to generate the dependency data.

22. The computer system of Claim 21 further comprising:

the plurality of physical registers including a queue area for storing a second predetermined maximum number of in-flight instructions of the instruction set; and

5 the fetch unit fetching a bundle having a third predetermined fixed number of instructions from the instruction set.

23. The computer system of Claim 22 further comprising an intra dependency checker having an output signal indicative of the dependencies between the instructions in the bundle, the output signal of the intra dependency checker being combined with the OR-ed output signals of the hit  
5 detect signals to generate the dependency data.



24. The computer system of Claim 23 wherein the RDC further comprises:  
a plurality of the second predetermined number of entry structures, each  
entry structure including a plurality of the third predetermined number of  
comparators, each comparator dedicated to a single instruction in the bundle;  
5 wherein  
each RD field of the in-flight instructions is compared by a single entry  
structure to all instructions in the bundle substantially simultaneously.
25. The computer system of Claim 24 wherein the hit detect signal further  
comprises an array of the second predetermined number by the third  
predetermined number in size, which includes the output of hits detected for  
each of the entry structures compared to each of the instructions in the bundle.  
5
26. A method for performing out of order processing on an instruction set  
having a plurality of instructions with a superscalar processor, the method  
comprising:  
fetching the instructions from the instruction set;  
5 renaming architectural registers associated with the instructions to  
physical registers during the processing of the instruction set;  
transmitting a first output signal from a content addressable memory  
(CAM) structure for generating dependency data of in-flight instructions of the  
instruction set;  
10 transmitting a second output signal from the CAM structure for  
generating physical register address data necessary to execute the in-flight  
instructions when the dependency data indicates that the dependencies of the  
in-flight instructions have been removed;  
storing the dependency data in a dependency matrix;  
15 storing the physical register address data in an instruction wait buffer;  
scheduling the in-flight instructions for execution based on the  
dependency data and the physical register address data; and  
executing the in-flight instructions.

27. The method of Claim 26 wherein transmitting the first output signal further comprises:

transmitting a plurality of first output signals from a plurality of CAM structures; and

5 logically OR-ing the first output signals to generate the dependency data.

28. The method of Claim 26 wherein the instructions have a first predetermined maximum number of register source fields (RS fields) having architectural addresses for instruction input data and at least a maximum  
10 number of one register destination fields (RD fields) having architectural addresses for instruction output data, and wherein the transmitting the first output signal further comprises:

comparing an RS field of a fetched instruction to an RD field of an in-flight instruction within a comparator section of the CAM structure; and

15 generating a hit detect signal indicative of the architectural address of the RD field when the RS field and the RD field match, i.e., hit; and

transmitting the hit detect signal additionally to an array section of the CAM structure.

29. The method of Claim 28 wherein transmitting the second output signal further comprises generating the second output signal when the array section receives the hit detect signal, the second output signal being indicative of the physical register address of the RD field.

30. The method of Claim 29 wherein the CAM structure further comprises a plurality of the first predetermined number of CAM structures, each CAM structure being dedicated to a single RS field.

31. The method of Claim 30 further comprising logically OR-ing the hit detect signals of each CAM structure to generate the dependency data.

32. The method of Claim 31 further comprising:  
 fetching a bundle of instructions from the instruction set;  
 generating an intra-dependency signal indicative of intra-dependencies of  
 instructions within the bundle;
- 5 combining the intra-dependency signal with the OR-ed output signals of  
 the hit detect signals to generate the dependency data.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909  
910  
911  
912  
913  
914  
915  
916  
917  
918  
919  
920  
921  
922  
923  
924  
925  
926  
927  
928  
929  
930  
931  
932  
933  
934  
935  
936  
937  
938  
939  
940  
941  
942  
943  
944  
945  
946  
947  
948  
949  
950  
951  
952  
953  
954  
955  
956  
957  
958  
959  
960  
961  
962  
963  
964  
965  
966  
967  
968  
969  
970  
971  
972  
973  
974  
975  
976  
977  
978  
979  
980  
981  
982  
983  
984  
985  
986  
987  
988  
989  
990  
991  
992  
993  
994  
995  
996  
997  
998  
999  
1000